A unified model of voltage mode control (VMC) and current mode control (CMC) is proposed to predict the saddle-node bifurcation (SNB). Exact SNB boundary conditions are derived, and can be further simplified in various forms for design purpose. Many approaches, including steady-state, sampled-data, average, harmonic balance, and loop gain analyses are applied to predict SNB. Each approach has its own merits and complement the other approaches.
Introduction
Occurrence of saddle-node bifurcation (SNB) [1] is generally unnoticed. A "different" instability and a possibility of two steady-state solutions in the buck converter under current mode control (CMC) in discontinuous conduction mode (DCM) have been reported [2, 3] . The "different" instability is actually a saddle-node bifurcation. In some specific instances when SNB is explicitly noticed [4, 5] , no SNB boundary conditions have been derived.
In this paper, a unified model of voltage mode control (VMC) and CMC is proposed to predict SNB. Based on the unified model, seven different approaches are applied to analyze SNB. Exact boundary conditions are derived based on these approaches. The boundary conditions define the critical values of converter parameters when SNB occurs. Applying different approaches actually leads to the same boundary conditions, further confirming the accuracy of the derived boundary conditions. The exact boundary conditions can be further simplified in various approximate closed forms for design purpose.
The SNB may explain some sudden jumps or disappearances of steady-state solutions observed in DC-DC switching converters. Suppose SNB occurs at a critical parameter value. On one side of the critical parameter value (also the bifurcation point), there are multiple solutions (attractors) with different domains of attraction. When the system is perturbed, the state of the converter may jump from one attractor to another. On the other side of the critical parameter value, no solution exists. When the parameter crosses the critical value, the converters originally have multiple solutions, but now these solutions suddenly disappear. Those phenomena such as multiple solutions, sudden jumps and disappearances are undesirable in DC-DC switching converters. It is useful to understand the dynamics of SNB and its boundary condition to avoid its occurrence.
The SNB actually exists in popular DC-DC converters, such as buck or boost converters, under various control schemes, such as VMC, CMC, or multi-loop state feedback control. The seven different approaches are applied to accurately predict occurrence of SNB in buck and boost converters under these control schemes. Without loss generality, only continuous conduction mode (CCM) is considered. Analysis of SNB in DCM is reported separately [6] .
The remainder of the paper is organized as follows. In Section 2, the operation of VMC and CMC is modeled in a single unified block diagram. In Section 3, steady-state analysis and smallsignal analysis are presented. In Section 4, based on sampled-data slope-based analysis, general SNB boundary conditions for buck and boost converters are derived. In Sections 5-7, average, harmonic balance, and loop gain analyses are applied to predict SNB. In Sections 8 and 9, various approaches are applied to analyze SNB in buck and boost converters, respectively. Conclusions are collected in Section 10.
Operation of Voltage/Current Mode Control
The operation of a DC-DC switching converter under VMC or CMC can be described exactly by a unified block diagram model developed in [7, 8] shown in Fig. 1 . The control (reference) signal v r controls the output voltage v o in VMC. In CMC, v r is generally denoted as i c to control the (peak) inductor current i L . Denote the source voltage as v s . In the model, A 1 , A 2 ∈ R N ×N , B 1 , B 2 ∈ R N ×2 , C, E 1 , E 2 ∈ R 1×N , and D ∈ R 1×2 are constant matrices, where N is the system dimension. For example, N = 5 for a buck converter with a type III compensator. Within a clock period T , the dynamics is switched between two stages, S 1 and S 2 . Switching occurs when the ramp signal h(t) intersects with the compensator output y := Cx + Du ∈ R. Denote the ramp amplitude as V h , and denote the switching frequency as f s := 1/T and let ω s := 2πf s .
Typical signal waveforms for VMC and CMC are shown in Fig. 2 and Fig. 3 , respectively. In 
Periodic Orbits as Steady-State Solutions
The periodic solution x 0 (t) of the system in Fig. 1 corresponds to a fixed point x 0 (0) in the sampleddata dynamics. A typical periodic solution x 0 (t) is shown in Fig. 4 , whereẋ
u denote the time derivative of x 0 (t) at t = d − and d + , respectively. Let y 0 (t) = Cx 0 (t) + Du. In steady state,ẏ 0 (t) = Cẋ 0 (t). Let the steady-state duty cycle be D and d := DT . Confusion of notations for capacitance C and duty cycle D with the matrices C and D can be avoided from the context. 
Figure 4: A typical periodic solution x 0 (t) of a DC-DC converter in state space
In steady state,
From (1) and (2), one has
Let B 22 ] to expand the matrices into two columns. The buck converter generally has A 1 = A 2 (invertible), B 21 = 0, and B 12 = B 22 . Then, from (1) and (2), one has
The boost converter generally has B 1 = B 2 , then
Boundary Conditions Derived From Steady-State Analysis
which is an equation in terms of d = DT . Generally, if this equation has multiple solutions of d, SNB may occur if a converter parameter varies. When SNB occurs, only a single solution exists, which means that the curve Cx 0 (d) + Du − h(d) has a flat slope when SNB occurs. Take the buck converter for example, using (4) , and differentiate (6) with respective to d, one has the SNB boundary condition,
It will be shown later that applying different approaches also leads to the same condition.
Small-Signal Analysis
Using a hatˆto denote small perturbations (e.g.,x n = x n − x 0 (0)). From [7, 8, 9] , the linearized sampled-data dynamics isx
where the Jacobian matrix [8] 
SNB occurs when one eigenvalue of Φ is 1, and det[I − Φ] = 0. Since other bifurcations [10] , such as pitchfork or transcritical bifurcations, also have one eigenvalue of Φ at 1, the same analysis can be applied to analyze these bifurcations, omitted to save space. Although the general methodology of sampled-data analysis has been known in the last three decades, the closed form expression of (9) was first derived and published in [7, 9] , to the author's knowledge. All slope-based boundary conditions derived in this paper are based on the closed form expression of (9).
4 Sampled-Data Slope-Based Analysis
General Boundary Conditions
Based on det[I − Φ] = 0, the following theorem is obtained [7, p. 46] .
Theorem 1
In a system as shown in Fig. 1 , saddle-node bifurcation occurs wheṅ
The proof is as follows. Suppose 1 is not an eigenvalue of
det[I − Φ] = 0 requires that the last term (inside of the second square brackets) of the last equation equals to zero, which leads to (10) .
One can expand (10) in terms of x 0 (d),
Note that the condition (10) is valid for either VMC and CMC, and applicable to general switching converters of any system dimension. Also note that in (10) , the left side is in terms of the ripple slopes (ẏ 0 (d − ),ẋ 0 (d − ), andẋ 0 (d + )), and the right side is the ramp slopeḣ(d). As in the popular slope-based boundary condition for subharmonic oscillation in CMC, the condition (10) is also slope-based.
The condition (10) can be proved to be equivalent tȯ
Using which one of (10) or (12) depends on convenience. Since the proof for (10) is given, the proof for (12) is omitted to save space.
Buck Converter
The buck converter generally has A 1 = A 2 , B 21 = 0, and B 12 = B 22 . Using (4), the boundary condition (11) becomes
or in terms of v s , which shows the critical value of v s when SNB occurs,
Both (13) and (14) are equivalent to (7) which is based on the steady-state analysis. Based on the assumption that RC and √ LC are much larger than T , matrix approximations such as e A 1 T ≈ I + A 1 T + A 2 1 T 2 /2 and (I + A 1 T ) −1 ≈ I − A 1 T can be applied. Then, the boundary condition (13) leads to
or in terms of v s ,
Remarks: (a) The left side of the boundary condition (15) is a weighted combination of CA −1 B 11 /T , CB 11 and CA 1 B 11 T . It will be shown that if the equivalent series resistance (ESR) R c = 0, CA 1 B 11 dominates in VMC, while CB 11 dominates in CMC. For R c > 0, either VMC or CMC has both the terms CB 11 and CA 1 B 11 T , indicating that the SNB conditions for VMC and CMC are closely related.
(b) The boundary condition (15) seems to have a pattern. It is a hypothesis that the exact boundary condition has the form
Further research on the series expression of (17) will be reported separately. However, since an exact condition as in (13) has been obtained, another exact condition in series expression may give additional insights but may be unnecessary.
(c) The condition (13) is exact, while (15) is approximate. Based on simulations, if the poles are smaller than ω s /10, the approximate condition (15) is close to the exact condition (13) , and it is generally adequate to predict SNB. For poles greater than ω s /10, using the exact condition (13) gives more accurate results.
(d) When the switching frequency is high (T is small), then the first term of (15) dominates, and the boundary condition (15) becomes
It will be shown later that this is the boundary condition derived from the average analysis.
Boost Converter
to simplify the equation. The analysis for the boost converter is similar to that for the buck converter. Using (5), the boundary condition (11) becomes
4.4 The "S plot": a Slope-Based Plot in the Real Domain (15) is an approximate representation, which is generally accurate if the poles are smaller than ω s /10 as discussed above. Then, from (10), SNB occurs when
5 State-Space Average Analysis
Average analysis can be applied to analyze SNB when the switching condition is determined by the average signal values, such as in VMC, or in average CMC. If the switching condition is determined by the peak signal values, such as in peak CMC, the average analysis may be inaccurate.
In the state-space average model [3] , the power stage dynamics isẋ = Ax + Bu, and the steady-state solution is
Using a hatˆto denote small perturbations, (e.g.,
In the closed loop,D =ŷ/V h = Cx/V h . Then, the closed-loop dynamics iṡ
When SNB occurs, Φ A has an eigenvalue at 0, and det[
leading to the following boundary condition
The buck converter generally has A 1 = A 2 (invertible), B 21 == 0 N ×1 , and B 12 = B 22 , and the boundary condition (29) becomes (equivalent to (18) based on the sampled-data slope-based analysis)
The boost converter generally has B 1 = B 2 , and the boundary condition (29) becomes
Note that the condition (30) is independent of D, and is only an indication of the closeness to SNB, while the condition (31) is a function of
Harmonic Balance Analysis
Applying harmonic balance (HB) analysis to predict subharmonic oscillation has been reported in [7, 11] . Here, HB analysis is applied to predict SNB. Consider a buck converter power stage with a control-to-output (D-to-v o ) transfer function G vd (s). In the converter, there is an ON switch and an OFF switch (sometimes substituted by a diode). Let the voltage across the OFF switch (or the diode) be v d . The waveform of v d (t) is a square wave with the high voltage at v s and the low voltage at 0, which can be represented by Fourier series (harmonics)
The HB analysis can be applied to VMC, or CMC with voltage loop open/closed.
VMC
Let the compensator transfer function (from v o to −y (negative sign due to negative feedback)) be G c (s). Let the transfer function from
Then, the signal y(t) at the output of the compensator is
where Re denotes taking the real part of a complex number, and ⋆ denotes convolution. The intersection of y(t) and h(t) determines the duty cycle and hence the waveform of v d (t). By "balancing" the equation y(t) = h(t) (written in Fourier series form) at the switching instants, conditions for existence of periodic solutions and SNB can be derived.
which is an equation in terms of d = DT . When SNB occurs, only a single solution exists, which means that the curve y(d) − h(d) has a flat slope at the critical value of d when SNB occurs. Differentiate (41) with respective to d, one has the following theorem.
Theorem 2 Given a closed-loop buck converter with a control-to-output transfer function G vd (s) and a compensator transfer function
The condition (42) can be proved to be equivalent to (7) based on the steady-state analysis or (13) based on the sampled-data slope-based analysis, showing that applying different approaches leads to the same condition. The boundary condition (42) can be expressed in various forms for design purpose. For example, (42) leads to any of the following conditions,
(46)
The "H plot": a Nyquist-like plot in the complex plane.
Note that the left side of (44) is a function of D, ω s , and the HB gain G(s), where G(s) is further a function of the power stage and compensator parameters. Let
Then, SNB occurs when
For designation purpose, H(D) is called an H plot because it is similar to the Nyquist plot in the complex plane for design purpose. Given a desired range of D, one can plot H(D) according to (49) to determine whether SNB occurs in this range of D.
CMC with Voltage Loop Open
In CMC with the voltage loop open, the controlled output is the inductor current i L . Let the peak inductor current control signal be i c (also denoted as v r in Fig. 1 ) which controls the peak inductor current. One has y(t)
Since no extra compensator (except the compensating ramp h(t)) is added in the current loop, G c (s) = 1, and one has the HB gain
. Since the expression of G(s) is derived, the rest of analysis is similar as in VMC.
CMC with Voltage Loop Closed
Here, there are two feedback loops. Let G c (s) be the voltage loop compensator. One has y(t)
. Then, the HB gain is
Since the expression of G(s) is derived, the rest of analysis is similar as in VMC.
Prediction of SNB Based on Loop Gain
Since the HB gain G(s) is proportional to the loop gain T (s) = G(s)v s /V h , (42) directly leads to the following theorem
Theorem 3 Given a closed-loop buck converter with a loop gain T (s), SNB occurs when
The condition (53) can be expressed in various forms,
The summation in (55) can be approximated by the term that involves T (s) with the smallest argument. Therefore, (44) becomes
It should be noted that (56) is only an approximate condition, and the exact condition is (53).
The "L1 plot" in the real domain.
Note that the boundary condition (55) is a function of D, ω s , and the loop gain T (s), where T (s) is further a function of v s , V h , the power stage and compensator parameters. Define an L1 plot, which is a real function, as
The "L2 plot" in the real domain. Since in some situations, V h = 0, such as in CMC with no ramp compensation, T (s) = G(s)v s /V h becomes infinite. In such a situation, define an L2 plot, which is also a real function, as
Then, from (42), SNB occurs when
Since (58), (60) and (13) are exact conditions for occurrence of SNB, they are equivalent, and the L1 and L2 plots have matrix forms
Buck Converter
This section shows occurrence or non-occurrence of SNB in the buck converter under various control schemes. Boundary conditions for specific schemes are derived if SNB occurs. Similar analysis is applied to the boost converter in the next section.
CMC with Voltage Loop Open
Let the state x = (i L , v C ) ′ , where i L is the inductor current, and v C is the capacitor voltage. Then,
In CMC with the voltage loop open, a switching occurs when i c − i L (t) = h(t). One has
By simple algebra, the boundary condition (15) leads to
where K := 2L/RT as defined in [3] . Since D < 1, then from (63), SNB in the CMC buck converter occurs only when K < 1. Also from (63), SNB occurs when the converter is unstable (D > 1/2). The boundary condition (63) can be also derived by the harmonic balance analysis. Based on the facts that for 0 < D < 1
and using (51), the boundary condition (43) becomes
which leads to (63). It is interesting to note that completely different approaches lead to the same condition. For i c > 1.225, there is no solution. For i c ∈ (1.2, 1.225), there coexist at least three solutions: two unstable (with D > 1/2) CCM solutions and a stable attractor. Take i c = 1.21, for example. The two unstable CCM solutions, with duty cycles 0.62 and 0.78, and the stable attractor are shown in Fig. 6 . The stable attractor is 2T -periodic, in CCM for the first period and in DCM (with a tiny duration when the inductor current is zero) for the second period. Note that the three solutions have the same peak inductor current.
As i c is increased to 1.223, the two unstable CCM solutions move closer, with duty cycles 0.67 and 0.73, as shown in Fig. 7 . At i c = 1.225, SNB occurs when the two unstable CCM solutions merge together.
At i c = 1.2, the converter transitions from unstable CCM to stable DCM through a CCM-DCM border-collision bifurcation [12] . For i c ∈ (1, 1.2), there exist one stable (with conversion ratio [3] M < 2/3) DCM and one unstable CCM (with D > 1/2) solutions. For i c < 1, there exists only one stable DCM solution.
The SNB boundary conditions will be derived using various approaches. Here, K = 0.4 and 
VMC: No SNB
Without loss of generality, let the voltage loop has a proportional feedback gain k p . One has
The boundary condition (15) becomes Generally, T 2 ≪ 12LC, and the left side of (66) is negative while the right side is positive. The boundary condition is not met, and SNB does not occur in this situation.
Multi-Loop State Feedback
Consider a buck converter under multi-loop state feedback,
The boundary condition (15) 
where the left side of (67) is also an approximate form for the S plot. For T 2 ≪ 12LC, solving (67) for D, SNB occurs when Using v s as the bifurcation parameter, the bifurcation diagram is shown in Fig. 11 , showing that SNB occurs at v s = 20 and D = 0.7. Generally in SNB, there is a hysteretic loop as shown in Fig. 11 . In the figure, the upper solid line is for the operation when the switch is always on (hence D = 1), and the dashed line and the lower solid line are for unstable and stable T -periodic solutions respectively with duty cycle less than 1. For v s between 19.25 V and 20 V, there are three solutions: one stable T -periodic solution, one unstable T -periodic solution, and the third (stable) solution being that the switch is always on. When the converter operates with a periodic solution and v s is increased a little from 20 V, the output voltage will jump up from 14 V to 20 V. Similarly, when the converter operates with D = 1 and v s is decreased a little from 19.25 V, the output voltage will jump down from 19.25 V to 10 V. The jumping up and down forms a hysteretic loop. The S plot and its approximate closed form (67) are shown in Fig. 12, both showing that SNB occurs exactly at D = 0.7. Also, from (68), using the fact that SNB occurs at v s = 20, then (68) gives D = 0.71, which is close to the exact critical value.
9 Boost Converter 9.1 VMC Consider a boost converter under VMC with proportional feedback gain k p . One has y = k p (v r −v C ). Let the parasitic resistance associated the inductor be r. Then, Since the average of y is used in VMC to determine the duty cycle, the average analysis can be applied. Let ρ = r/R and κ = k p /V h . From (25),
The curve of v C (D)/v s is shown in Fig. 13 , for ρ = 0 and ρ = 0.05. For ρ = 0, the curve of v C (D)/v s increases monotonously as D increases, and one output voltage has only one corresponding duty cycle. For ρ = 0.05, the curve of
One output voltage has two corresponding duty cycles. The SNB is generally related to coexistence of multiple solutions [1] . It will be shown that SNB occurs only when ρ > 0. Using (69), the boundary condition (31) based on the average analysis leads to 
If the parasitic inductor resistance r = 0 (hence ρ = 0), then SNB does not occur for D < 1. This shows a dramatic difference if the parasitic inductor resistance r is not considered in the model. If the parasitic resistance is not modeled, one may be misled by the wrong dynamics (no SNB) and steady-state solutions (only one solution), while the actual circuit (with r > 0) has SNB and multiple solutions. 
. Such an attractor does not exist if r = 0 because it requires i L = v s /r = ∞. With different converter parameters, the attractor may be quasi-periodic [1] , associated with the Hopf bifurcation [13] . Other attractors associated with the border-collision bifurcation [14] may also exist when y(t) of the attractor is out of the bounds of h(t). These non-T -periodic attractors are not shown in the bifurcation diagram to prevent detraction of the focus on SNB.
From (72), SNB occurs when D = 0.78, the prediction of the SNB agrees with the bifurcation diagram. The S plot (Fig. 16) shows that SNB occurs exactly at D = 0.78. 
CMC with Voltage Loop Closed
In CMC with the voltage loop closed, the voltage loop output controls the peak inductor current. Without loss of generality, let the voltage loop has a proportional feedback gain k p . In steady state,
The model is the same as in (69), except that here
As in VMC, one can prove that SNB occurs when ρ > 0, and SNB does not occur when ρ = 0. In steady state, (74) is rearranged as
Since the curve v o as a function of D is Λ-shaped as shown in Fig. 13 if ρ > 0, one value of v r corresponds to two duty cycles and SNB occurs. In contrast, if ρ = 0, v o increases monotonously as D increases as shown in Fig. 13 , one value of v r corresponds to only one duty cycle and SNB does not occur. The bifurcation diagram is shown in Fig. 17 , showing that SNB occurs at v r = 17.71 and D = 0.91, and the period-doubling bifurcation [13] occurs around D = 0.5. The S plot (Fig. 18) shows that SNB occurs exactly at D = 0.91.
CMC with Voltage Loop Open: No SNB
In CMC with the voltage loop open, the current control signal i c controls the peak inductor current. From (69), the inductor current ripple ∆I L = (v s − rI L )DT /L. The peak inductor current I peak = I L + ∆I L /2 increases monotonously as D increases. Therefore, given a value of current control signal i c , only one solution exists and SNB does not occur. 
Multi-Loop State Feedback
Consider a boost converter under multi-loop state feedback,
The sampled-data analysis is similar to the case for the boost converter under VMC, omitted here to save space. The average analysis can be also applied to obtain an approximate boundary condition. From (31), the boundary condition leads to
Since D < 1, SNB does not occur if both k i and k v are positive because the condition (76) is not met. SNB occurs only when at least one of k i and k v is negative.
Example 5.
Consider a boost converter under multi-loop state feedback [15, p. 90] . The converter parameters are T = 2 µs, V s = 4 V, L = 5.24 µH, C = 0.2 µF, R = 16 Ω, k i = −0.1, k v = 0.01, v r = 0.48, and V h = 1. This converter has been analyzed with different views. In [15] , this converter is used to illustrate the inaccuracy of the average model about the converter stability. It is later proved in [7, p. 75 ] that the average model is actually accurate about local stability, but the converter is not globally stable. It is then shown in [16] that two solutions (one stable and the other unstable) coexist, but without linking multiple solutions with SNB.
The bifurcation diagram is shown in Fig. 19 , showing that SNB occurs at v r = 0.496 and D = 0.65. For v r = 0.48, there are actually three solutions: one stable T -periodic solution, one unstable T -periodic solution, and the third (stable) solution being that one switch is always on (which does not exist in the real circuit because infinite inductor current is required). The S plot (Fig. 20) shows that SNB occurs exactly at D = 0.65. Applying the average analysis can also give approximate results. Solving (76) gives D = 0.685, which is close to the exact critical value.
Conclusion
A unified model of VMC/CMC is proposed to predict SNB. In the unified model, confirmed with simulations and the exact sampled-data analysis [7, 8] , SNB boundary conditions for VMC/CMC are derived and they have similar forms for VMC/CMC. The boundary conditions are expressed . sampled-data small-signal analysis using the Jacobian matrix to determine the pole location 4. steady-state analysis to determine whether multiple solutions exist 5. sampled-data slope-based analysis and using the S plot 6. harmonic balance analysis and using the H plot 7. loop gain analysis and using the L1/L2 plot The first three approaches are known, but no closed form boundary conditions have been derived in the past research. The last four approaches are first proposed in this paper to derive the boundary conditions to the author's knowledge. Applying different approaches lead to the same boundary conditions, providing convincing evidences about the accuracy of the derived conditions. Each approach has its own merits, and complement the other approaches. For example, the slopebased analysis analyzes the converter in the time domain and expresses the boundary conditions in matrix forms. The harmonic balance analysis analyzes the converter in the frequency domain and expresses the boundary conditions in terms of harmonics of the switching frequency. Since most power stage and compensator transfer functions are low-pass filters, the harmonic balance analysis is particularly useful to analyze the converter with poles close to the switching frequency. Similar to the Nyquist plot which predicts stability for the continuous-time system, many new plots are proposed to predict SNB. The S plot is in matrix form, while the other plots are in terms of harmonics. The H plot is in the complex plane, while the other plots are in the real domain. All of these plots are exact and can accurately predict SNB. These plots also have simplified forms for design purpose.
Coexistence of multiple steady-state solutions is generally related to SNB, and steady-state analysis can predict SNB. Generally, SNB occurs when two solutions (with different duty cycles) coexist corresponding to the same value of a bifurcation parameter. Therefore, the shape (monotonously increasing or Λ-shaped) of a controlled signal in steady state as a function of duty cycle determines whether SNB occurs. For example, in the CMC buck converter, the peak inductor current is controlled and its steady-state curve as a function of duty cycle is Λ-shaped. Two steady-state solutions of different duty cycles have the same value of peak inductor current, and SNB occurs in the CMC buck converter. For the boost converter, the steady-state output voltage as a function of duty cycle is Λ-shaped (see Fig. 13 ) if the parasitic inductor resistance is modeled. Therefore, SNB occurs in the boost converter if the output voltage is controlled, such as in VMC, or in CMC with the voltage loop closed. However, if the parasitic inductor resistance is zero, the steady-state output voltage monotonously increases as the duty cycle increases (see Fig. 13 ), SNB does not occur in VMC, or in CMC with the voltage loop closed if the parasitic inductor resistance is zero. Similarly, in the boost converter, the steady-state inductor current monotonously increases as the duty cycle increases, and SNB does not occur if the inductor current is controlled, such as in CMC with the voltage loop open.
